RISC

Reduced Instruction Set Computer, the CPU designer's embodiment of the "less is more" mantra.